Regviz

Freescale Semiconductor /MKL28T7_CORE1 /FLEXIO0 /FLEXIO0_SHIFTCTL6

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FLEXIO0_SHIFTCTL6

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKL28T7_CORE1/FLEXIO0/FLEXIO0_SHIFTCTL6#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (000)SMOD0 (0)PINPOL 0PINSEL0 (00)PINCFG 0 (0)TIMPOL 0TIMSEL

PINCFG=00, TIMPOL=0, PINPOL=0, SMOD=000

Description

Shifter Control N Register

Fields

SMOD

Shifter Mode

0 (000): Disabled.

1 (001): Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer.

2 (010): Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer.

4 (100): Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer.

5 (101): Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents.
PINPOL

Shifter Pin Polarity

0 (0): Pin is active high

1 (1): Pin is active low
PINSEL

Shifter Pin Select
PINCFG

Shifter Pin Configuration

0 (00): Shifter pin output disabled

1 (01): Shifter pin open drain or bidirectional output enable

2 (10): Shifter pin bidirectional output data

3 (11): Shifter pin output
TIMPOL

Timer Polarity

0 (0): Shift on posedge of Shift clock

1 (1): Shift on negedge of Shift clock
TIMSEL

Timer Select

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data